A bimorph-based xz scanner and an amplifier, increasing the capacitance and current measurement sensitivities 250-times and 1000-times, respectively, have been built into the cryostat of a deep level transient spectrometer. The setup renders point by point local capacitance-voltage (C-V) at 1 MHz and dc currentvoltage (I-V) measurements using a sharp tip placed into tunnelling distance from the surface of analysed semiconductor sample. The C-V measurements revealed a strong dependence on the probe/sample separation, ranging from MOS-type at small tunnelling currents to Schottky-type at currents exceeding approximately 10 pA. Marked hysteresis was observed, indicating changes of surface state occupancy. These slow states are otherwise hardly detected, since they are absent in semiconductor/metal contacts and in MOS structures they would become mostly passivated interface states. The setup enables calibrated, fixed zero level capacitance measurement. The stray capacitance is the dominant component of the measured capacitance but it can be easily discarded.
Introduction
The Scanning Capacitance Microscopes sense the capacitance between a sharp tip and the imaged bare or insulator-coated conducting surface [1] [2] [3] [4] [5] [6] [7] . They have found many applications, such as dopant profiling or pn junction delineation in semiconductors [5, [8] [9] [10] [11] [12] [13] , anal- * E-mail: lanyi@savba.sk (Corresponding author) ysis of laser structures [14] or quantum wells [15, 16] , or even whole wafer processing [17] . They utilise the charge carrier concentration dependence of capacitance of the depletion layer created in the sample. Most capacitance microscopes use a sensitive capacitance sensor based on a transmission line resonator, operating near 1 GHz [4, 5, 18] . The conducting tip of the microscope probe is operated in contact with an isolating oxide layer, covering the sample.
An evident advantage of the resonant circuit is the simple suppression of the effect of the parasitic, stray capacitance, orders of magnitude larger than the tip apex-to-sample capacitance, which is the actual capacitance of interest. The stray capacitance becomes part of the resonator. Its disadvantage is insufficient stability, which dictates application of ac voltage modulation, producing a ∆C/∆V output signal. For theoretically elaborated C-V characteristics, this limitation does not represent a problem. However, in the case of practical C-V dependences, their interpretation may be complicated, because of the uncertainty in the selection of a proper integration constant. The voltage acting between the probe and the backside of the sample may attain an amplitude as high as 10 V, which is much more than recommended [19] . Another limitation is imaging of materials other than semiconductors or simply semiconductors with insufficient conductivity, in which a depletion layer is absent or its relaxation is slow. In such cases the possibility of detecting and displaying the absolute capacitance, and not only its derivative, is an advantage. A good solution is local impedance spectroscopy [20] .
In the present paper we discuss the application of a sensitive Deep-Level Transient Spectrometer, modified to enable contactless local C-V, I-V and deep-level analysis. We concentrate on the results of our C-V measurements.
The Instrument
The employed Deep-Level Transient Spectrometer (DLS 83, SEMILAB Budapest) contains a sensitive capacitance meter working at 1 MHz, using a 0.1 V measuring signal. Its resolution in the most sensitive range is 0.4 fF in C-V and 0.05 fF in integrated C-excitation frequency mode (transient measurements), respectively. For analysis of transients produced by voltage pulses, it uses a correlator working in the 1 Hz to 2.5 kHz range. The usual DLTS analysis requires the possibility to change the temperature or perform capacitance measurement during temperature scans. For this, a liquid nitrogen cooled vacuum cryostat is used.
The 15-cm internal diameter of the cold-finger-type cryostat is convenient, but its height is rather limiting. It contains a cooled platform of approximately 5 cm diameter, which serves as a back electrode in standard measurements. To screen off the mechanical deformation of the platform during evacuation, an Al compound disk has been loosely mounted onto the platform. This disk serves as a base for a kinematically coupled horse-shoe-shaped structure, containing an H-shaped bimorph xz scanner (Fig. 1) . It is used for positioning the probe along one axis and perpendicular to the surface of the sample. Its advantage is low height and negligible drift. The coarse approach of the probe tip to the surface is made manually by tilting the head with a fine screw. The design ensures that the x-axis remains parallel to the base. An 80 µm diameter tungsten wire, electrochemically sharpened in a KOH solution to an approximate radius of 50 nm, is held by friction in a steel tube with 110 µm internal diameter. The probe position can be inspected by means of a video microscope through a view port and a mirror. The shape of the bimorph structure enables unhindered visual access to the probe and the sample. A white LED mounted onto the scanning head is used for illumination. Thermally isolated from the body of the scanner is an amplifier with a gain of 250 at the operation frequency (1 MHz), increasing the capacitance resolution, and with a dc gain of 1000 increasing the dc current resolution. The achieved LSB capacitance resolution is 1.5 aF, the rms noise approximately 5 aF, the current measurement resolution 1 pA, and the rms noise approximately 5 pA.
Results
C-V and I-V measurements carried out on samples of Si wafers with a 10 16 cm −3 dopant level are shown in figures 2 to 6. The scans started at the most negative potential, which in most cases was -5 V, increasing the voltage at a rate of 0.1 V/540 ms. The polarity refers to voltage applied to the back of the sample. Fig. 2 shows a series of C-V dependences as a function of decreasing tip/surface distance. Fig. 3 shows C-V curves, resembling the behaviour of MOS capacitors in the case of fast generation of electron/hole pairs, leading to inversion [19] . The I-V curves in Fig. 4 show that this behaviour took place at very small tunnelling currents. Measurements following prolonged biasing showed anomalies, which were then studied in more detail. As seen in Fig. 5 , after applying -2 V for 1 min. the ac- cumulation capacitance is not attained even at the most positive voltage used.
Discussion
The samples were covered by the unavoidable, poorly isolating, thin native oxide layer. In macroscopic measurement, evaporated metal electrodes behaved as Schottky contacts. Also with the tungsten tip within tunnelling distance, rectifying I-V curves were measured. Therefore the voltage scans were limited to -5 to +1 V, and occasionally to +2 V. The capacitance saturation at positive bias is a consequence of contactless measurement. The measured capacitance was limited by the series capacitance of the air gap. A significant part of the applied voltage acts across the air gap. Therefore the capacitance change was relatively small. At negative bias and large tip/surface distance, capacitance saturation was observed. The curves are typical MOS-type responses, with constant capacitance in depletion (Fig. 2, curve 1) . Such dependences were observed at dc current of the order of about 1 pA. At positive bias the capacitance mostly increased as the system was driven towards accumulation.
Reducing the tip/sample distance, an increase is observed also at higher negative bias (Fig. 2, curves 2, 3) , indicating a reduction of depletion depth caused by a gradual onset of inversion. This explanation is supported by the observed effect of light, illustrated by Fig. 6 . White light enhances the generation of electron-hole pairs, thus enhancing the rate at which inversion develops. In ac C-V measurements using a slow voltage ramp, in planar MOS capacitors the capacitance in inversion approaches a constant value, essentially equal to the accumulation capacitance [19] . Such behaviour is seen in Fig. 3 . It requires a high density of defects, not found in good MOS structures, since a high-quality oxide would passivate most of them. In a measurement on a nonpassivated free surface, the defect states at the semiconductor/insulator (i.e. air or vacuum) interface are surface states. Their density is known to be very high, eventually up to 10 15 cm −2 .
The disappearance of accumulation capacitance after biasing the sample by negative voltage can be explained by flat band shift, caused by charge trapped in surface states. The probe/sample distance evidently also plays a role. When tunnelling begins, it contributes to charging the surface states and creation of an inversion layer. However, at high tunnelling currents, eventually a Schottky barrier forms, with accompanying rectification. Such behaviour has been observed at currents exceeding 10 pA. Thus such contact-less arrangement offers a unique possibility to analyse the local density of surface states. As expected, in most cases the capacitance modulation was rather small, indicating the dominance of the stray capacitance. With the present probe, depending on the actual protrusion of the tungsten wire from its holder, it was 136 to 146 fF. With a partly shielded probe it was about 85 fF. Due to the changes and hysteresis of accumulation capacitance, or what would be expected to be the accumulation capacitance, capacitance measurement was not a good guide for secure positioning of the probe. Monitoring the tunnelling current was found to be more reliable, although, surprisingly, most reproducible was the monitoring of ac conductance (or dielectric loss).
Conclusions
The capacitance and current measurement sensitivity of a DLTS instrument has been increased by means of a dedicated amplifier. By means of an xz scanner, installed in its LN 2 cryostat, local C-V at 1 MHz and dc I-V measurements could be carried out using a sharp tungsten tip as a probe. The scanner allows positioning the probe along the x-axis within approximately 0.05 mm. Depending on the tip/surface separation, a variety of C-V dependences was observed. At small tunnelling currents, the curves resembled MOS capacitors with high density of interface defects. At currents exceeding 10 pA, the response approached that of Schottky junctions. Previous polarization caused large changes at voltages, at which the structure was expected to be in accumulation, by charges trapped in surface states. Contactless capacitance measurement may be used for local analysis of surface states. The benefit that local C-V measurement offers over ∆C/∆V measurements is the possibility of analysing in more detail the properties of structures.
